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Abstract - The h t  monolithic Grid Amplifier using a 
cascade ditTerentinl-pair amplitier unit cell has been designed 
and measured The g i d  is packaged using a reflection 
architecture with waveguide input and output The measured 
gain at 82 CHz is 5.5 dB. The measured output power is 
110 mW with 2.5dB residual gain The size of the amplifier 
module is 20 mm x10 mmxlO mm. 
I. INTRODUCTION 
Recently, the use of W-band (75-11OGHz) for short- 
range high-speed communications bas been approved by 
the FCC[l]. The tranceiver to be used in these 
applications bas to be small, low cost and reliable in order 
to gain a high acceptance rate in the market. Millimeter- 
wave monolithic integrated circuits (MMICs) satisfy these 
requirements while traditional MMICs tend to have l i i t e d  
transmitter power, with single-chip output power of 
427 mW[2]. Monolithic quasi-optic Grid Amplifiels share 
the advantages of MMICs with the potential for increased 
output power through large-scale power combining [3]. 
Grid Amplifiers, combining the power of several 
hundred transistors, have been demonstrated [4], and have 
recently been packaged in waveguide modules [5+[6]. 
Unlike other spatial power combining approaches that use 
multi-stage MMICs [7], Grid Amplifiers have used single- 
stage amplification that limits the gain. One approach to 
increase the gain is to have several Grid Amplifiers in 
cascade [8]. Here we report another approach 
implementing a multi-stage Grid Amplifier unit cell. 
11. DESIGN OF THE TWO-STAGE AMPLIFIER CELI 
The most commonly used two-stage designs are cascode 
and cascade amplifiers. An advantage of the cascode 
amplifier is the simplicity of the DC-bias. On the other 
hand, the cascade amplifier can use a small first-stage 
transistor that is optimized for gain while a large second- 
' C. T. Cheung, M. P. DeLisio and J. J. Rosenberg were at 
Caltech when this work was done. 
stage.transistor can be used for power. The chip presented 
here uses the cascade approach. The simplified circuit 
diagram is shown in Fig. 1 with first-stage and second- 
stage gate-peripheries of 80 pm and 150 pm, respectively. 
The cell sue is 620 pm (Fig. 2) and the entire array is 8x8 
with an overall chip size of 5.5 mm x 5 mm The design of 
the gate and drain leads follows Preventza et al. [9]. The 
drain bias of the fmt stage is connected through a 
feedback resistor which also stabilizes the second stage. 
Furthermore, the inter-stage capacitor, G, inductance of 
the feedback lead, L,, and feedback resistor, RI, provide 
inter-stage matching. The inter-stage capacitor also 
provides bias isolation. The second-stage gate uses self- 
biasing because of space limitations while the fust-stage 
gate bias is controlled externally in order to maximize gain 
performance. 
In order to reduce mutual coupling from the input and 
output lead to the inter-stage components, all the inter- 
stage components are enclosed in a source "ring" structure 
as shown in Fig. 2. Furthermore, because the simulation 
software does not support periodic (Floquet) boundary 
conditions, the inter-stage components are put as close to 
the center of the unit cell as possible. Simulated maximum 
available gain (MAG) of the chip using Ansoft's High 
Frequency Structure Simnlator (€IFS) and Agilent's 
Advanced Design System (ADS) at 82 GHz is 9.5 dB. 
This design is fabricated using N o h p  Grumman Space 
Technology (NGST) 0.15-pm InP power HEMT process 
[Z]. Typical peak transconductance, maximum channel 
current, and off-state drain-source breakdown voltage are 
750mS/mm, 650mA/mm, and 7V. NGST's baseline 
75-pm thick InP MMIC process was modified to achieve a 
1 2 5 - p  fmal thickness for this work. 
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Fig. 1 A simplified circuit diagram for a cascade amplifier unit 
cell. Only one arm of the differential pair is shown. The drain of 
the first stage is biased through the feedback resistor, &. The 
tint-stage gate is biased exxtemally while the second-stage gate 
is self-biased to the source. 
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Fig. 2 The fabricated cascade Grid Amplifier unit cell. Each 
stage consists of two differentially driven transistor pairs. 
Fig. 3 A drawing of the two-stage Grid Amplifier using a 
reflection architecture and ortho-mode mode-converter. The 
thermal spreader is used for impedance matching for both 
input and output polarizations. 
111. DESIGN OF THE WAVEGUIOE PACKAGE 
We used the reflection approach proposed by Wong 
[IO] and demonstrated in [6] .  A drawing of the mode- 
converter is shown in Fig. 3. The design process starts by 
designing a port-to-port mode converter that satisfies the 
desirable mode excitation with no thermal spreader or 
Grid Amplifier present. Then the amplifier chip, wire- 
bonds and thermal spreader are included, and the 
waveguide is then re-optimized for field uniformity across 
the surface of the chip. The Grid Amplifier is modeled as 
an impedance sheet set to the conjugate matching 
impedance in order to reduce simulation complexity. 
Microstrip low-pass filters are used for the DC-bias circuit 
to avoid leakage. In this work, the Aluminum Nitride 
(AIN) thennal spreader was not mounted directly against 
the back short because impedance matching for the input 
and output was achieved using the AIN as a quarter- 
wavelength transformer. Therefore we sacrificed the 
thermal management advantage of reflection approach in 
order to improve impedance matching. However, the 
reflection approach allows both input and output 
polarizations to use the quarter wave transformer as 
opposed to the transmission approach. Both input and 
output are connected to standard WR-10 waveguide. A 
square intermediate waveguide section is used to combine 
the TEh and TEol mode efficiently before expanding into 
the bigger over-modal waveguide. The size of the 
packaged amplifier including flanges is about 
20mmx10mmx10mm. 
N. MEASUREMENT RESULTS 
The waveguide unit was machined fiom brass and was 
gold plated to reduce loss. A photograph is shown in 
Fig. 4. We measured that the gold plating reduces the loss 
by 2.5dB. A split-block approach is used to simplify 
machining. More advanced methods may reduce the 
amount of passive loss by removing the split-block cuts in 
the waveguide. Fig. 5 shows a photograph of the mounted 
chip and Fig. 6 shows the detailed cross-section of the 
assembly. The filter and the wirebonds affect the boundary 
condition of the over-moded waveguide. Therefore it is 
necessary to simulate them in order to understand the 
effects on the matching and field uniformity. DC-bias 
filters are fabricated on Roger’s Duroid with relative 
dielectric constant of2.2. The filter is designed such that 
in the operating frequencies, the transmission coefficient, 
S21, is less than -30 dl3. Finally the chip was mounted on 
heat spreader and wire-bonded to the bias lines. In order to 
remove heat, water cooling was used with the water pipe 
soldered onto the back short. 
80 
A band-stop filter is used to prevent RF interference. The 
thermal spreader is mounted by the method described in [SI. 
g. 5 The mode converter unit is about Zmlcmxlcm in 
~ e .  Tuning shims adjust the distance from the mode converter 
output matching simultaneously. 
During measurements, the entire array was biased at a 
drain voltage of 1.6V and a total current of 5.2A. The fmt 
stage gate bias was set to 4 2 V ,  which was found to give 
the best small-signal gain for the 1.6V drain bias. The 
transistors can be biased to 3V, but we were forced to use 
a lower bias due to thermal concerns. The low bias will 
limit both the gain and output power. Improved beat 
sinking will allow the device to be fully biased. 
The measured small-signal gain and return losses are 
shown in Fig. 7. These measurements were made with a 
millimeter-wave vector network analyzer, which was 
calibrated to the WR-10 waveguide flanges of the Grid 
Amplifier module. The peak gain is 5.5 dB at 82 GHz, 
with a 3-dB bandwidth of 400 MHZ. The input reflection 
coeficient is less than -5dB and the output reflection 
coefficient is less than -10dB over this kequency range. 
The poor bandwidth is due to highly mismatched input and 
output impedances, and is being addressed io an upcoming 
design. Furthermore, we suspect that losses in waveguide 
package may be considerable. Our simulations indicate 
that out of band, the grid should be highly reflective at 
both the input and the output. The measurements of SI 1 
and S22 indicate that the passive losses may be 0.5 to 1 dEJ 
for the input and the output. 
Fig. 8 shows the large-signal performance. For testing, 
we used a Backward-Wave Oscillator (BWO). The BWO 
output power prevented our measuring the amplifier's 
output power beyond 110 mW where the amplifier bad 2.5 
dB residual gain. At llOmW output power, the power- 
added efficiency (PAE) is 0.6%. Note that at low output 
powers, this measwment is 1 dB less than the small- 
signal gain as measured by the network analyzer; we 
suspect that this measurement may overestimate the input 
power due to excess noise generated by the BWO. The 
gain saturation curve bas an unusual shape, indicating an 
early saturation leveling off to 2.5 dB. This could indicate 
a very poor field uniformity, with relatively few devices 
being illuminated. It could also be the result of the small 
ht-stage transistor saturating prematurely. 
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Fig. 6 A cross-section of the packaged Grid Amplifier with 
DC-bias. The grid is attached onto the AlNthmal spreader 
by thermal glue. The gate bias line, which carries low current, 
bridged over the drain bias line using bond wires. The some 
is connected to the waveguide chassis. 
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